

L1 ANSWER 1 OF 1 CAPLUS COPYRIGHT 2004 ACS on STN
AN 2002:446195 CAPLUS
DN 137:26833
TI Trench-capacitor vertical transistor DRAM cell
IN Yamada, Takashi; Kajiyama, Takeshi
PA Kabushiki Kaisha Toshiba, Japan
IC ICM H01L021-8242
ICS H01L029-786; H01L027-108
CC 76-3 (Electric Phenomena)
PI EP 1213761 A1 20020612 EP 2001-127355 20011121
JP 2002176154 A2 20020621 JP 2000-371106 20001206
US 2002076880 A1 20020620 US 2001-993967 20011127
CN 1357924 A 20020710 CN 2001-142970 20011206
JP 2000-371106 A 20001206

AB A method is claimed for fabrication of a DRAM cell without variation of the transistor characteristics. A semiconductor device has an element substrate including a semiconductor layer of a 1st conductivity type being formed over a semiconductor substrate with a dielec. film interposed there between. A groove is formed in the element substrate with a depth extending from a top surface of the semiconductor layer into the dielec. film, the groove having a width-increased groove portion in the dielec. film as to expose a bottom surface of the semiconductor layer. An impurity diffusion source is buried in the width-increased groove portion to be contacted with the bottom surface. A transistor is formed to have a 1st diffusion layer being formed through impurity diffusion from the impurity diffusion source to the bottom surface of the semiconductor layer, a 2nd diffusion layer formed through impurity diffusion to the top surface of the semiconductor layer, and a gate electrode formed at a side face of the groove over the impurity diffusion source with a gate insulation film between the side face and the gate electrode.

ST capacitor transistor DRAM fabrication
IT Memory devices
 (DRAM (dynamic random access); trench-capacitor vertical transistor DRAM cell)
IT Capacitors
Diffusion
Doping
Semiconductor memory devices
Transistors
 (trench-capacitor vertical transistor DRAM cell)

RE.CNT 8 THERE ARE 8 CITED REFERENCES AVAILABLE FOR THIS RECORD

PAT-NO: JP401147860A
DOCUMENT-IDENTIFIER: **JP 01147860 A**
TITLE: SEMICONDUCTOR MEMORY AND MANUFACTURE THEREOF
PUBN-DATE: June 9, 1989

INVENTOR-INFORMATION:

NAME
EMA, TAIJI

ASSIGNEE-INFORMATION:

NAME	COUNTRY
FUJITSU LTD	N/A

APPL-NO: JP62306414
APPL-DATE: December 3, 1987

INT-CL (IPC): H01L027/10, H01L027/04
US-CL-CURRENT: 257/E27.096, 365/174, 438/396, 438/FOR.212

ABSTRACT:

PURPOSE: To improve breakdown strength by providing thick insulating films between the elements of semiconductor layers for forming the active regions of transfer transistors, and between the semiconductor and an opposite electrode.

CONSTITUTION: Thick insulating films are provided between elements of semiconductor layers 13 for forming the active regions of transfer transistors T<SB>1</SB>, and between the layer 13 and an opposite electrode 11a. Thus, the impurity concentration of a semiconductor substrate 11 for forming the electrode 11a is enhanced, or the electrode 11a is formed on a conductive film. Further, after a first insulating film 12 and a second insulating film 14 having the semiconductor layer are formed on the substrate 11 which becomes the electrode 11a, a groove 17 is formed. Thus, the active region of the transistor T<SB>1</SB> is formed on the sidewall of the groove 17 interposed with the films 12, 14, a storage electrode 19a can be formed in the groove 17, thereby improving breakdown strength.

COPYRIGHT: (C)1989,JPO&Japio

X in EP SR

このようにして、対向電極11aとなるSi基板11上にSiO₂膜12とSi層13を有するSiO₂膜14とを形成し、さらに不純物を含有するポリSi膜15によりビット線BL₁を形成し、その後に溝部17を形成している。このため転送トランジスタの能動領域はSiO₂膜12、14を介在した溝部17の側壁に形成し、蓄積電極19aを溝部17内に形成することができる。

これにより、各転送トランジスタT₁の能動領域間及び該能動領域と対向電極11aとの間の絶縁耐力を向上させることができる。

(発明の効果)

以上説明したように本発明によれば転送トランジスタ間の絶縁や該転送トランジスタと蓄積容量との間の絶縁耐力を向上させることができる。このため、パンチスルーや空之層容量の介入に伴う従来の問題を解決することが可能となる。

これにより超微細、高集積度及び高性能の半導体記憶装置を製造することが可能となる。

- 5, 7 … SiO₂膜、
- 22 … SiO₂膜（第4の絶縁膜）、
- 15 … ポリSi膜（第1の導電体層又はビット線）、
- 6, 19a … 蓄積電極（ポリSi膜）、
- 18 … SiO₂膜又はSi₃N₄膜（第3の絶縁膜）、
- 18a … 誘電体膜、
- 8, 17 … 溝部、
- 9 … 空之層、
- 16, 20 … 開口部、
- 19, 21, 25 … ポリSi膜（第2, 3, 4の導電体層）、
- WL, WL₁ … ワード線、
- BL, BL₁ … ビット線、
- d … 深さ。

代理人弁理士 井桁 貞一
井桁
正規代理

4. 図面の簡単な説明

第1図は本発明の実施例に係るDRAMセルの構造図、

第2図は本発明の実施例に係るDRAMセルの形成工程図、

第3図は従来例に係るDRAMセルの説明図である。

(符号の説明)

T, T₁ … 転送トランジスタ、

C, C₁ … 蓄積容量、

1, 11 … Si基板（半導体基板）、

1b, 11a … 対向電極、

1a … P+Si膜、

1b … P++Si膜、

2 … フィールド酸化膜、

12, 14 … SiO₂膜（第1, 2の絶縁膜又は絶縁層）、

3 … ドレイン、

13 … Si層（半導体層）、

4 … ソース（ビット線BL₁）、

5, 7 … SiO₂膜、

22 … SiO₂膜（第4の絶縁膜）、

15 … ポリSi膜（第1の導電体層又はビット線）、

6, 19a … 蓄積電極（ポリSi膜）、

18 … SiO₂膜又はSi₃N₄膜（第3の絶縁膜）、

18a … 誘電体膜、

8, 17 … 溝部、

9 … 空之層、


16, 20 … 開口部、

19, 21, 25 … ポリSi膜（第2, 3, 4の導電体層）、

WL, WL₁ … ワード線、


BL, BL₁ … ビット線、

d … 深さ。




本発明の実施例に係るDRAMセルの構造図

第1図(その1)




(c)

本発明の実施例に係るDRAMセルの構造図
第1図(その2)




本発明の実施例に係るDRAMセルの形成工程図

第2図(その1)




本発明の実施例に係るDRAMセルの形成工程図

第2図(その2)



本発明の実施例に係るDRAMセルの形成工程図

第2図(その3)



従来例に係るDRAMセルの構造図

第3図

PAT-NO: JP401158768A
 DOCUMENT-IDENTIFIER: JP 01158768 A

TITLE: SEMICONDUCTOR STORAGE DEVICE AND ITS MANUFACTURE
 PUBN-DATE: June 21, 1989

INVENTOR-INFORMATION:
 NAME
 EMA, YASUMI

ASSIGNEE-INFORMATION:
 NAME FUJITSU LTD COUNTRY
 N/A

APPL-NO: JP62318011
 APPL-DATE: December 15, 1987
 INT-CL (IPC): H01L027/10
 US-CL-CURRENT: 257/302, 257/304, 257/305, 257/E27.096, 438/396

ABSTRACT:

PURPOSE: To facilitate avoidance of generating a depletion layer capacitance by providing thick 1st insulating films between 2nd semiconductor layers which constitute active regions of respective transfer transistors and a 1st semiconductor layer which is to be a facing electrode.

CONSTITUTION: A facing electrode 11a is comprises an n-type or p-type Si substrate 11 and constitutes a storage capacitance $C_{SB}1$. Insulating films 12 provide element isolation between active regions of transfer transistors $T_{SB}1$ and the facing electrode 11a and are made of SiO_2 films or the like. By providing the insulating films, a conductive film such as a P^{++} type Si substrate or a metal film can be used as the facing electrode 11a. The active regions of the transfer transistors $T_{SB}1$ comprises Si substrates 13. Thus, the thick SiO_2 films 12 are provided between the Si substrates 13 constituting the active regions of the transfer transistors $T_{SB}1$ and the facing electrode 11a. Therefore, the impurity concentration of the Si substrate 11 can be increased by a conductive film can be used as the facing electrode 11a. With this constitution, generation of a depletion layer capacitance can be avoided.

COPYRIGHT: (C)1989, JPO&Japio

X in 2P SR